Processing Instruction

Results: 1077



#Item
301Computing / MIPS architecture / Instruction set / Pointer / Exception handling / Page / Assembly language / R4000 / Translation lookaside buffer / Computer architecture / Central processing unit / Computer hardware

VMIPS Programmer’s Manual 1 This is the VMIPS Programmer’s Manual, Sixth Edition, for version 1.5. c 2001, 2002, 2004, 2009, 2014 Brian R. Gaeke. For information about

Add to Reading List

Source URL: www.dgate.org

Language: English - Date: 2014-11-17 04:54:08
302Microcontrollers / ARM architecture / Instruction set architectures / Central processing unit / Embedded microprocessors / EFM32 / Energy Micro / ARM Cortex-M / SIMD / Computer architecture / Computer hardware / Computing

Introducing the EFM32 Wonder Gecko: An Energy Friendly MCU with Signal Processing Capabilities With the release of the EFM32 Wonder Gecko family, Energy Micro expands its MCU portfolio to combat energy consumption in mo

Add to Reading List

Source URL: www.silabs.com

Language: English - Date: 2015-02-23 16:53:16
303Programming language implementation / Central processing unit / Virtual machines / Assembly languages / Computer architecture / Emulator / QEMU / Instruction set / Bochs / Software / System software / Computing

Path-Exploration Lifting: Hi-Fi Tests for Lo-Fi Emulators Lorenzo Martignoni Stephen McCamant Pongsin Poosankam

Add to Reading List

Source URL: bitblaze.cs.berkeley.edu

Language: English - Date: 2013-03-28 20:19:28
304Computer hardware / Instruction-level parallelism / Stream processing / Central processing unit / Speedup / GPGPU / Very long instruction word / Computer memory / Computing / Parallel computing / Computer architecture

Why GPUs? Robert Strzodka (MPII), Dominik Göddeke (TUDo), Dominik Behr (AMD) PPAM 2009 – Conference on Parallel Processing and Applied Mathematics Wroclaw, Poland, September 13-16, 2009

Add to Reading List

Source URL: gpgpu.org

Language: English - Date: 2014-08-11 19:24:48
305Central processing unit / Compiler optimizations / Hazard / Instruction set / Instruction scheduling / CPU cache / Cycles per instruction / Instruction pipeline / Computer architecture / Computer hardware / Computing

Part C Instruction scheduling Instruction scheduling character stream token stream

Add to Reading List

Source URL: www.cl.cam.ac.uk

Language: English - Date: 2006-03-07 06:00:00
306Computer hardware / Microcontrollers / SuperH / Central processing unit / Reduced instruction set computing / Undefined behavior / Processor register / Comparison of CPU architectures / Computer architecture / Computing / Instruction set architectures

TM SuperH (SH) 64-Bit RISC Series SH-5 CPU Core, Volume 4:

Add to Reading List

Source URL: lars.nocrew.org

Language: English
307Cache coherency / Instruction set architectures / Embedded microprocessors / Microcontrollers / SuperH / MESI protocol / CPU cache / Central processing unit / Bus sniffing / Computer hardware / Computing / Computer architecture

SH-X3 Flexible SuperH Multi-core for High-performance and Low-power Embedded Systems 1

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 23:59:21
308Instruction scheduling / Compiler construction / Central processing unit / Register allocation / Code generation / Processor register / Computer architecture / Scheduling / Software engineering / Compiler optimizations / Planning / Computing

Allocation vs. scheduling We have seen why register allocation is a useful compilation phase: when done well, it can make the best use of available registers and hence reduce the number of spills to memory. Unfortunately

Add to Reading List

Source URL: www.cl.cam.ac.uk

Language: English - Date: 2006-03-09 06:00:00
309Computer hardware / Electronics / Motorola / Instruction set architectures / Embedded systems / Motorola 68HC05 / Central processing unit / Motorola 6800 family / ARM architecture / Microcontrollers / Computer architecture / Freescale Semiconductor

Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... M68HC05TB/D Rev. 2.0

Add to Reading List

Source URL: www.freescale.com

Language: English - Date: 2007-05-07 19:03:03
310X86 instructions / Central processing unit / Assembly languages / X87 / X86-64 / Streaming SIMD Extensions / 3DNow! / MMX / Instruction set / Computer architecture / Computing / X86 architecture

AMD64 Architecture Programmer’s Manual, Volume 1: Application Programming

Add to Reading List

Source URL: amd-dev.wpengine.netdna-cdn.com

Language: English - Date: 2013-10-24 18:24:46
UPDATE